← Problems
Verilog Language / Basics
XNOR gate
64%
basics
Create a module that implements an XNOR gate: the output is 1 when both inputs are equal.
Show a hint (1 left)
Submit
Reset code