← ProblemsVerilog Language / Basics
Declaring wires
36%basicsImplement this circuit using intermediate wires that you declare yourself:
out = (a AND b) OR (c AND d)
out_n = NOT out
Declare two wires for the AND-gate outputs, plus (optionally) one more for the OR-gate output that feeds both out and the inverter.