← ProblemsVerilog Language / Basics

Four wires

64%basics

Create a module with 3 inputs and 4 outputs that makes these connections:

a -> w
b -> x
b -> y
c -> z

Note that one input (b) can drive more than one output.