← ProblemsVerilog Language / Basics
Simple wire
64%basicsCreate a module with one input in and one output out that behaves like a wire: the output always equals the input.
Unlike a variable in software, a wire is a connection — once connected, the input drives the output continuously.