← ProblemsVerilog Language / Vectors
Vector reversal 1
36%vectorsGiven an 8-bit input, reverse its bit ordering: out[0] = in[7], out[1] = in[6], … out[7] = in[0].
Given an 8-bit input, reverse its bit ordering: out[0] = in[7], out[1] = in[6], … out[7] = in[0].