← ProblemsVerilog Language / Vectors
Bitwise operators
36%vectorsbasicsBuild a circuit with two 3-bit inputs that computes:
out_or_bitwise— the bitwise OR ofaandbout_or_logical— the logical OR ofaandb(1-bit result)out_not— a 6-bit output containing the inverse ofbin the upper half (bits 5..3) and the inverse ofain the lower half (bits 2..0)