← ProblemsVerilog Language / Vectors
Vectors
64%vectorsBuild a circuit with one 3-bit input vector, then output it unchanged and split it into three separate 1-bit outputs. Connect output o0 to bit 0 of the vector, o1 to bit 1, and o2 to bit 2.