← Problems
Verilog Language / Basics
Inverter
64%
basics
Create a module that implements a NOT gate:
out
is the logical inverse of
in
.
Show a hint (1 left)
Submit
Reset code