← ProblemsVerilog Language / Basics
NOR gate
64%basicsCreate a module that implements a NOR gate — an OR gate with its output inverted: out = NOT (a OR b).
Create a module that implements a NOR gate — an OR gate with its output inverted: out = NOT (a OR b).