← ProblemsCircuits / Sequential Logic / Finite State Machines
FSM 3 (synchronous reset)
15%fsmThe same four-state Moore machine, now with a synchronous reset:
| Current state | next state when in = 0 | next state when in = 1 | output out |
|---|---|---|---|
| A | A | B | 0 |
| B | C | B | 0 |
| C | A | D | 0 |
| D | C | B | 1 |
The active-high reset is sampled on the rising clock edge and forces the machine into state A. out = 1 only in state D.