← ProblemsCircuits / Sequential Logic / Finite State Machines

Simple FSM 2 (synchronous reset)

15%fsm

Implement the same OFF/ON Moore machine as in the previous exercise, but with a synchronous reset.

Current stateinputsnext state
OFFj = 0OFF
OFFj = 1ON
ONk = 0ON
ONk = 1OFF

out = 1 only in state ON. The active-high reset is sampled on the rising clock edge and forces the machine into state OFF.