← ProblemsCircuits / Sequential Logic / Finite State Machines
Simple FSM 2 (synchronous reset)
15%fsmImplement the same OFF/ON Moore machine as in the previous exercise, but with a synchronous reset.
| Current state | inputs | next state |
|---|---|---|
| OFF | j = 0 | OFF |
| OFF | j = 1 | ON |
| ON | k = 0 | ON |
| ON | k = 1 | OFF |
out = 1 only in state ON. The active-high reset is sampled on the rising clock edge and forces the machine into state OFF.