Shift register (m2014_q4k)

Build a chain of four D flip-flops: on every rising edge of clk, in enters the first stage and each stage passes its value to the next. The output out is the input delayed by four clock cycles.

resetn is a synchronous, active-low reset (reset happens when resetn is 0) that clears all four flip-flops to 0.