Sync-reset D flip-flop

Implement a single D flip-flop with an active-high synchronous reset r:

• At every rising edge of clk: if r is 1, q becomes 0; otherwise q captures d.
• Between clock edges, r has no effect — it is sampled only at the edge.