Async-reset D flip-flop

Implement a single D flip-flop with an active-high asynchronous reset ar:

• At every rising edge of clk, q captures d.
• Whenever ar is 1, q is forced to 0 immediately, without waiting for a clock edge, and stays 0 while ar is held high.