← ProblemsCircuits / Sequential Logic / Finite State Machines

One-hot FSM logic (2012 q2)

15%fsm

The FSM of the previous problem is to be implemented with a one-hot encoding using six flip-flops y[6:1], where y[1] = state A, y[2] = B, y[3] = C, y[4] = D, y[5] = E, and y[6] = F. The transitions, for reference:

Present stateNext state if w=0Next state if w=1
AAB
BDC
CDE
DAF
EDE
FDC

Derive, by inspection (each next-state signal is the OR over all incoming transitions of present-state bit AND input condition), the combinational logic for Y2 and Y4 — the next-state inputs of flip-flops y[2] (state B) and y[4] (state D).

Your logic will only ever be tested with valid one-hot values on y[6:1].