← ProblemsCircuits / Sequential Logic / Latches and Flip-Flops

DFF with reset

36%flip-flopsproceduresvectors

Create 8 D flip-flops with an active-high synchronous reset. All flip-flops trigger on the rising edge of clk.

Synchronous means the reset only takes effect at a clock edge: if reset is 1 at a rising edge of clk, the flip-flops load 0 instead of d. While the clock is not rising, reset has no effect.