← ProblemsCircuits / Sequential Logic / Latches and Flip-Flops
DFF with reset value
36%flip-flopsproceduresvectorsCreate 8 D flip-flops with two twists:
- They are triggered by the negative edge of
clk(the falling edge), not the positive edge. - The active-high synchronous reset loads the value
0x34into the register instead of zero.
So at every falling edge of clk: if reset is 1, q becomes 8'h34; otherwise q captures d.