← ProblemsCircuits / Sequential Logic / Latches and Flip-Flops
DFF with asynchronous reset
36%flip-flopsproceduresvectorsCreate 8 D flip-flops with an active-high asynchronous reset. All flip-flops capture d on the rising edge of clk.
Asynchronous means the reset acts immediately, without waiting for a clock edge: the moment areset goes high, q is forced to 0, and it stays 0 for as long as areset is held high.