Four-bit binary counter

Build a 4-bit binary counter that counts from 0 through 15 and wraps back to 0. The counter advances by one on every rising edge of clk.

reset is a synchronous, active-high reset that forces the count to 0 on the next clock edge — it has priority over counting.